December 2001 Revised December 2001

FAIRCHILD

SEMICONDUCTOR

FST34X245 32-Bit Bus Switch

General Description

The Fairchild Switch FST34X245 provides 32-bits of high speed CMOS TTL-compatible bus switching in a standard flow-through mode. The low On Resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device is organized as a 32-bit switch. When $\overline{\text{OE}}$ is LOW, the switch is ON and Port A is connected to Port B. When $\overline{\text{OE}}$ is HIGH, the switch is OPEN and a high-impedance state exists between the two ports.

Features

- 4 Ω switch connection between two ports
- Minimal propagation delay through the switch
- Low I_{CC}
- Zero bounce in flow-through mode
- Control inputs compatible with TTL level
- 32-bit version of FST3245
- Packaged in 20.5mm 80-lead package


 ${\sf B}_{24} \ {\sf B}_{25} \ {\sf B}_{26} \ {\sf B}_{27} \ {\sf B}_{28} \ {\sf B}_{29} \ {\sf B}_{30} \ {\sf B}_{31}$

Ordering Code:

Order Number Package Number Package Description						
FST34X245QSP MQA80A 80-Lead, QVSOP, JEDEC MO-154, 0.150" Wide						
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code						

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering

Logic Diagram



 ${\bf B}_8 \quad {\bf B}_9 \quad {\bf B}_{10} \quad {\bf B}_{11} \quad {\bf B}_{12} \quad {\bf B}_{13} \quad {\bf B}_{14} \quad {\bf B}_{15}$

www.fairchildsemi.com

FST34X245

$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Connection	Diagram		
$\begin{array}{cccccccccccccccccccccccccccccccccccc$				1
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	NC —	1	80	- v _{cc}
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	A ₀ —	2	79	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	A ₁	3	78	— в _о
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	A ₂ —	4	77	— B1
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	A3 —	5	76	— в ₂
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Α ₄ —	6	75	— в _з
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	A ₅ —	7	74	— в4
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	A ₆ —	8	73	- в5
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	A ₇ —	9	72	- в ₆
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	GND —	10	71	в7
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	NC -	11	70	_ v _{cc}
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	A ₈ —	12	69	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	A ₉ —	13	68	— в ₈
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	A ₁₀ —	14	67	— в ₉
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	A ₁₁ —	15	66	В ₁₀
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	A ₁₂ —	16	65	В11
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	A ₁₃ —	17	64	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	A ₁₄ —	18	63	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	A ₁₅ —	19	62	- B ₁₄
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	GND —	20	61	— в ₁₅
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	NC -	21	60	- v _{cc}
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		22	59	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		23	58	в ₁₆
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		24	57	В17
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		25	56	— в ₁₈
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		26	55	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	A ₂₁ —	27	54	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	A ₂₂ —	28	53	— В ₂₁
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		29	52	— в ₂₂
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		30	51	— в ₂₃
$\begin{array}{cccccccccccccccccccccccccccccccccccc$			50	
A ₂₆ - 34 47 - B ₂₅			49	
			48	— В ₂₄
A ₂₇ - 35 46 - B ₂₆			47	
			46	- B ₂₆
$A_{28} - 36 + 45 - B_{27}$			45	
$A_{29} - 37$ 44 $- B_{28}$				
$A_{30} - 38 + 43 - B_{29}$				
$\begin{array}{cccccccccccccccccccccccccccccccccccc$				
$GND = 40 \qquad 41 = B_{31}$	GND -	40	41	B ₃₁

Pin Descriptions

Pin Name	Description
OEn	Bus Switch Enable
A _n	Bus A
B _n	Bus B
NC	No Connect

Function Table

Input OE _n	Function
L	Connect
Н	Disconnect

www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Switch Voltage (V _S)	-0.5V to +7.0V
DC Input Voltage (VIN) (Note 2)	-0.5V to +7.0V
DC Input Diode Current (I_{IK}) $V_{IN} < 0V$	–50 mA
DC Output (I _{OUT}) Sink Current	128 mA
DC V _{CC} /GND Current (I _{CC} /I _{GND})	+/- 100 mA
Storage Temperature Range (T _{STG})	–65°C to +150 $^\circ\text{C}$

Recommended Operating Conditions (Note 3)

••••••	
Power Supply Operating (V_{CC})	4.0V to 5.5V
Input Voltage (V _{IN})	0V to 5.5V
Output Voltage (V _{OUT})	0V to 5.5V
Input Rise and Fall Time (t_r, t_f)	
Switch Control Input	0 ns/V to 5 ns/V
Switch I/O	0 ns/V to DC
Free Air Operating Temperature (T _A)	-40 °C to +85 °C

FST34X245

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused control inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

	Parameter	V _{CC} (V)	$T_A = -40 \ ^\circ C \ to \ +85 \ ^\circ C$				
Symbol			Min	Typ (Note 4)	Max	Units	Conditions
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	$I_{IN} = -18 \text{ mA}$
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V	
V _{IL}	LOW Level Input Voltage	4.0-5.5			0.8	V	
I _I	Input Leakage Current	5.5			±1.0	μA	$0 \le V_{IN} \le 5.5V$
		0			10	μA	$V_{IN} = 5.5V$
I _{OZ}	OFF-STATE Leakage Current	5.5			±1.0	μA	$0 \le A, B \le V_{CC}$
R _{ON}	Switch On Resistance	4.5		4	7	Ω	V _{IN} = 0V, I _{IN} = 64 mA
	(Note 5)	4.5		4	7	Ω	V _{IN} = 0V, I _{IN} = 30 mA
		4.5		8	15	Ω	$V_{IN} = 2.4V, I_{IN} = 15 \text{ mA}$
		4.0		11	20	Ω	$V_{IN} = 2.4V, I_{IN} = 15 \text{ mA}$
I _{CC}	Quiescent Supply Current (Note 6)	5.5			3	μA	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
ΔI_{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One Input at 3.4V
	(Note 7)						Other Inputs at V _{CC} or GND

Note 4: Typical values are at V_{CC} = 5.0V and T_A = +25°C

Note 5: Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins.

Note 6: Per V_{CC} pin.

Note 7: Per TTL input, control pins only.

FST34X245

AC Electrical Characteristics

	Parameter		$T_A = -40$ °C to +85 °C, $C_L = 50$ pF, RU = RD = 500 Ω					Figure
Symbol		$V_{CC}=4.5-5.5V$		$V_{CC} = 4.0V$		Units	Conditions	Number
		Min	Max	Min	Max			
t _{PHL} , t _{PLH}	Propagation Delay Bus to Bus (Note 8)		0.25		0.25	ns	V _I = OPEN	Figures 1, 2
t _{PZH} , t _{PZL}	Output Enable Time	1.5	5.9		6.4	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figures 1, 2
t _{PHZ} , t _{PLZ}	Output Disable Time	1.5	6.0		5.7	ns	$V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}	Figures 1, 2


Note 8: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage the source (zero output impedance).

Capacitance (Note 9)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control Pin Input Capacitance	3		pF	$V_{CC} = 5.0V$
C _{I/O}	Input/Output Capacitance	5		pF	$V_{CC}, \overline{OE} = 5.0V$

Note 9: $T_A = +25^{\circ}C$, f = 1 MHz, Capacitance is characterized but not tested.


AC Loading and Waveforms



Note: Input driven by 50 Ω source terminated in 50 Ω Note: CL includes load and stray capacitance


Note: Input PRR = 1.0 MHz t_W = 500 ns

FIGURE 1. AC Test Circuit



www.fairchildsemi.com

4



www.fairchildsemi.com

5